Semiconductor · 半导体

Semiconductor documentation,
translated by people who read schematics

Datasheets, EDA documentation, process design kits and patent filings — translated with enforced terminology consistency and handled under NDA from first upload.

Why this is harder than it looks

01

Terminology drifts across the document set

A datasheet, a process design kit guide and a patent filing often describe the same structure. When each is translated separately, the same term arrives three different ways — creating engineering ambiguity downstream and weakening the language of a claim.

02

A generalist linguist cannot verify a parameter

Deciding whether a term is used correctly in a specific process or device context is an engineering judgement, not a linguistic one. Fluent output that is technically wrong is the most expensive kind of error, because it reads as correct.

03

Unreleased designs pass through the chain

Process details, device specifications and pre-announcement material move through whoever handles the translation. Confidentiality is a structural requirement of the workflow, not a clause at the end of it.

Documents we handle

  • Datasheet
  • EDA tool documentation
  • Process Design Kit (PDK)
  • Patent filing
  • Application note
  • Technical whitepaper
  • Test & measurement report

What governs the work

IP confidentiality
NDA coverage across the full delivery chain, including reviewers.
Terminology consistency
One locked termbase per client, applied across every document and every revision.

How a semiconductor project runs

01
Client Upload
Files, reference material and any existing termbase
02
AI Translation
Draft generation on a domain-tuned engine
03
Terminology Mapping
Terms locked against the project termbase
04
Expert Review Human QA
Domain specialist validates accuracy and context
05
QA
LISA QA 3.1 audit against defined error categories
06
Delivery
Format restored, delivered in the original layout
07
Knowledge Asset Update Compounding asset
Terminology fed back — every project improves the next
Recommended service levelL3 — Angel PremiumCompliance-critical and IP-sensitive content: expert-led with LISA QA 3.1 audit.

Selected work

SemiconductorDatasheet · Patent · Trade-show

European market entry for a chip-design firm

Challenge A leading chip-design firm entering the European market needed datasheets, patent material and trade-show collateral rendered consistently across English, German and Chinese, under strict terminology control.

Solution AI-assisted drafting against a semiconductor termbase built over 25+ years, followed by domain-expert review and a LISA QA 3.1 audit, with every term locked across the full document set.

  • Delivery cycle cut 45%
  • Terminology error rate under 0.1%
  • EN / DE / ZH delivered as one consistent set

Semiconductor terminology

Bilingual reference for terms that appear in this documentation.

Wafer晶圆Chiplet芯粒Tape-out流片EUV极紫外光刻PDK工艺设计套件Yield良率DRC设计规则检查Hold Time保持时间Die裸片Lithography光刻Etching刻蚀Doping掺杂Fab晶圆厂Process Node制程节点Netlist网表Foundry代工厂IP CoreIP核Interposer中介层VerilogVerilogMetrology量测Photoresist光刻胶Ion Implantation离子注入CMP化学机械抛光Gate栅极Substrate衬底Package封装Defect Density缺陷密度Photomask掩膜版Reticle光罩FinFET鳍式场效应晶体管SoC片上系统RTL寄存器传输级Testbench测试平台Wafer Probe晶圆探测Assembly组装Bump凸块Redistribution Layer重布线层Through-Silicon Via硅通孔Wire Bond引线键合Epitaxy外延Annealing退火Sputtering溅射Passivation钝化Leakage Current漏电流Threshold Voltage阈值电压Clock Skew时钟偏移Binning分档Wafer Sort晶圆分选Burn-in老化测试ESD Protection静电放电防护Bandgap带隙Latch-up闩锁效应Metallization金属化Dielectric介电层Yield Learning良率学习Overlay套刻精度Critical Dimension关键尺寸Wafer Bonding晶圆键合Backend后道工序Frontend前道工序Gate Oxide栅氧化层Wafer Map晶圆图Scribe Line划片道Wafer Thinning晶圆减薄Underfill底部填充Solder Ball锡球Kerf切割道宽度Chip Scale Package芯片级封装Wire Sweep引线偏移Wafer Level Packaging晶圆级封装Known Good Die已知合格裸片Parametric Test参数测试Stepper步进光刻机Die Attach芯片粘接Wafer Cassette晶圆盒Overlay Error套刻误差Gate-All-Around全环绕栅极High-K Dielectric高介电常数介质Copper Pillar铜柱凸块Failure Analysis失效分析Wafer Dicing晶圆切割Timing Closure时序收敛Floorplanning布局规划Clock Tree Synthesis时钟树综合Static Timing Analysis静态时序分析Design for Test可测试性设计Scan Chain扫描链Chemical Vapor Deposition化学气相沉积Physical Vapor Deposition物理气相沉积Atomic Layer Deposition原子层沉积Optical Proximity Correction光学邻近校正Multi-Patterning多重曝光Sheet Resistance方块电阻
Full terminology glossary →

Semiconductor questions

Large language models can generate fluent text quickly. They do not verify whether a parameter, process step or device term is correct in your specific context, and they carry no accountability for the output. In a datasheet, a plausible-sounding but incorrect parameter can affect engineering decisions downstream. We use AI to produce the draft and a domain specialist to validate it.
Terms are locked against a project termbase before expert review begins, so the same source term resolves to the same target term across every document in the set. That termbase persists between projects, which means your second release is more consistent than your first rather than starting over.
Yes. UI strings, tool documentation and error messages are treated as one linked set, because an interface label and the manual describing it have to agree. Length constraints and placeholder syntax are preserved so the build is not broken by the translation.
NDA coverage extends to every person who touches the files, including reviewers, not just the account contact. Angel Translation operates an ISO 9001:2015 certified quality system, and confidentiality handling is part of the documented workflow rather than an afterthought.
Yes. Patent work is handled at our expert-led service level, because claim language is where precision matters most — the wording that survives translation is the wording that will be examined. This is not content we route through a lighter tier.
Angel Translation covers 230+ languages overall. For semiconductor export documentation the highest-volume pairs are ZH↔EN, ZH↔JA, ZH↔KO and ZH↔DE. Contact us for rarer pairs — we will tell you honestly whether we have the domain depth for your specific combination.

Send us a semiconductor document

Acknowledged in 4 hours, quoted in 24. Under NDA from the first upload.