English–Chinese reference · Semiconductor

DRC设计规则检查

DRC, or design rule check, is an automated verification step that compares an integrated circuit layout against the geometric and electrical rules defined for a target fabrication process. In physical design documentation, EDA tool outputs, and tape-out checklists, DRC appears as a required gating item before mask data release, flagging spacing, width, enclosure, and density violations that could prevent manufacturability.

Angel Translation editorial reference · Confirm the rendering against your source and approved project terminology.

TERM REFERENCE · PROJECT CHECK
EnglishDRC
Chinese (Simplified)设计规则检查
DomainSemiconductor

Check source meaning → confirm the preferred term → record approved variants and references.

Where this term appears

DRC appears in EDA tool messages, design review documents, sign-off checklists, and foundry rule-deck descriptions. Translators encounter it when localizing error codes, layout debugging guidance, and release criteria, often preserving the abbreviation DRC while using '设计规则检查' on first mention. The related violation messages must be rendered as '违例' or '违规' consistently.

Translation checks

A common mistake is expanding DRC as a generic 'design review check' or using 'rule checking' inconsistently. In EDA and foundry documents, that weakens the link to design-rule decks and may make sign-off criteria unclear. Another error is translating DRC violations as 'errors' without specifying whether they are geometric rule violations or more general design errors.

Keep the term aligned across your files

Technical terms need checking against the source, approved product terminology and related specifications. Keep units, parameter conditions and document versions aligned across the file set.

Provide approved terms and previous translations with the source files. Agree how variants, ambiguous wording and revisions will be reviewed. Terminology maintenance and any termbase handback are confirmed in the project scope. See the 8-step AI + expert workflow.

Working on semiconductor documentation?

Include the source and target languages, file types, intended use, deadline and any approved termbase. Agree handling before sending sensitive files. Acknowledged in 4 hours, quoted in 24.

Prepare an inquiry email →Semiconductor solutions →File handling →

A glossary entry is not an official standard or evidence of regulatory acceptance. Confirm current requirements for your project separately.