DRC, or design rule check, is an automated verification step that compares an integrated circuit layout against the geometric and electrical rules defined for a target fabrication process. In physical design documentation, EDA tool outputs, and tape-out checklists, DRC appears as a required gating item before mask data release, flagging spacing, width, enclosure, and density violations that could prevent manufacturability.
DRC appears in EDA tool messages, design review documents, sign-off checklists, and foundry rule-deck descriptions. Translators encounter it when localizing error codes, layout debugging guidance, and release criteria, often preserving the abbreviation DRC while using '设计规则检查' on first mention. The related violation messages must be rendered as '违例' or '违规' consistently.
A common mistake is expanding DRC as a generic 'design review check' or using 'rule checking' inconsistently. In EDA and foundry documents, that weakens the link to design-rule decks and may make sign-off criteria unclear. Another error is translating DRC violations as 'errors' without specifying whether they are geometric rule violations or more general design errors.
Terminology must stay consistent across datasheets, design kits and patent filings. A single inconsistent parameter can propagate into fabrication decisions or weaken a patent claim, and IP confidentiality applies to every document in the chain.
Angel Translation locks terms like this into a project terminology base before expert review begins, so the same source term resolves to the same target term across every document in a submission — and stays consistent in the next revision. See the 8-step AI + expert workflow.
Send us the files. Acknowledged in 4 hours, quoted in 24.
Request a Quote →Semiconductor solutions →