Floorplanning布局规划
Floorplanning is the physical design stage in which major functional blocks, macros, I/O pads, and power regions are assigned locations, shapes, and abutment constraints on the die before detailed standard-cell placement and routing. It appears between logic synthesis and detailed placement in implementation handoffs and produces an early spatial plan that drives power distribution, clock planning, routing congestion, timing closure, and area budgets for downstream EDA tools.
Angel Translation editorial reference · Confirm the rendering against your source and approved project terminology.
Check source meaning → confirm the preferred term → record approved variants and references.
Where this term appears
In localization, floorplanning occurs in EDA tool documentation, SoC design tutorials, and DFM/STA user guides. Translators encounter it in GUI strings for place-and-route tools, design flow diagrams, and training materials that describe chip implementation steps. It often appears beside placement, CTS, and routing terms in UI menus and command documentation.
Translation checks
A common error is translating it as 'floor planning' in the sense of building architecture or as 'PCB floor planning' without noting the die-level scope. This causes confusion in tool UI when the same feature covers macro placement and power planning. Another mistake is treating it as a synonym for placement, when it actually precedes and constrains detailed placement.
Keep the term aligned across your files
Technical terms need checking against the source, approved product terminology and related specifications. Keep units, parameter conditions and document versions aligned across the file set.
Provide approved terms and previous translations with the source files. Agree how variants, ambiguous wording and revisions will be reviewed. Terminology maintenance and any termbase handback are confirmed in the project scope. See the 8-step AI + expert workflow.
Related document experience
Torex Semiconductor
Japanese → ChineseJapanese-to-Chinese documentation for a listed Japanese semiconductor manufacturer.
Read the published project →
SMIC (Semiconductor Manufacturing International)
English ⇄ ChineseCorporate reporting and disclosure documentation, delivered across successive annual cycles.
Read the published project →Published scope shows related industry experience; it does not confirm that this specific term was used or reviewed in the project.
Working on semiconductor documentation?
Include the source and target languages, file types, intended use, deadline and any approved termbase. Agree handling before sending sensitive files. Acknowledged in 4 hours, quoted in 24.
Prepare an inquiry email →Semiconductor solutions →File handling →A glossary entry is not an official standard or evidence of regulatory acceptance. Confirm current requirements for your project separately.